Merge tag 'renesas-dt-fixes-for-v4.8' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt
Merge "Renesas ARM Based SoC DT Fixes for v4.8" from Simon Horman: * Corrections to r8a7792 * tag 'renesas-dt-fixes-for-v4.8' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas: ARM: dts: r8a7792: remove ADSP clock ARM: dts: r8a7792: add PLL1 divided by 2 clock
This commit is contained in:
@@ -279,11 +279,18 @@
|
||||
clocks = <&extal_clk>;
|
||||
#clock-cells = <1>;
|
||||
clock-output-names = "main", "pll0", "pll1", "pll3",
|
||||
"lb", "qspi", "z", "adsp";
|
||||
"lb", "qspi", "z";
|
||||
#power-domain-cells = <0>;
|
||||
};
|
||||
|
||||
/* Fixed factor clocks */
|
||||
pll1_div2_clk: pll1_div2 {
|
||||
compatible = "fixed-factor-clock";
|
||||
clocks = <&cpg_clocks R8A7792_CLK_PLL1>;
|
||||
#clock-cells = <0>;
|
||||
clock-div = <2>;
|
||||
clock-mult = <1>;
|
||||
};
|
||||
zs_clk: zs {
|
||||
compatible = "fixed-factor-clock";
|
||||
clocks = <&cpg_clocks R8A7792_CLK_PLL1>;
|
||||
|
||||
@@ -18,7 +18,6 @@
|
||||
#define R8A7792_CLK_LB 4
|
||||
#define R8A7792_CLK_QSPI 5
|
||||
#define R8A7792_CLK_Z 6
|
||||
#define R8A7792_CLK_ADSP 7
|
||||
|
||||
/* MSTP0 */
|
||||
#define R8A7792_CLK_MSIOF0 0
|
||||
|
||||
Reference in New Issue
Block a user