Files
kernel_arpi/arch/powerpc/include/asm
Michael Neuling fa759e9b09 powerpc: Add DSCR FSCR register bit definition
This sets the DSCR (Data Stream Control Register) in the FSCR (Facility Status
& Control Register).

Also harmonise TAR (Target Address Register) FSCR bit definition too.

Signed-off-by: Michael Neuling <mikey@neuling.org>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2013-03-05 16:56:30 +11:00
..
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-07-10 19:18:59 +10:00
2012-03-28 18:30:02 +01:00
2013-02-26 02:46:08 -05:00
2012-03-28 18:30:02 +01:00
2011-11-08 14:51:46 +11:00
2012-03-20 21:48:30 +08:00
2011-12-08 14:02:23 +11:00
2012-11-15 13:00:45 +11:00
2011-12-07 18:02:02 +11:00
2013-02-13 12:56:42 +01:00
2012-09-17 16:31:51 +10:00
2012-11-15 12:59:33 +11:00
2012-07-11 14:18:40 +10:00