Files
kernel_arpi/arch/arm64
Wei Li 43b0b33009 arm64: cpu_errata: Add Hisilicon TSV110 to spectre-v2 safe list
[ Upstream commit aa638cfe3e ]

HiSilicon Taishan v110 CPUs didn't implement CSV2 field of the
ID_AA64PFR0_EL1, but spectre-v2 is mitigated by hardware, so
whitelist the MIDR in the safe list.

Signed-off-by: Wei Li <liwei391@huawei.com>
[hanjun: re-write the commit log]
Signed-off-by: Hanjun Guo <guohanjun@huawei.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
2020-01-12 12:21:42 +01:00
..
2020-01-12 12:21:26 +01:00
2019-09-03 15:44:40 +02:00
2019-08-21 18:47:15 +01:00