Files
kernel_arpi/include/linux
Bjorn Helgaas e5adf79a1d PCI/ATS: Cache PRI PRG Response PASID Required bit
The PRG Response PASID Required bit in the PRI Capability is read-only.
Read it once when we enumerate the device and cache the value so we don't
need to read it again.

Based-on-patch-by: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2019-10-15 16:39:10 -05:00
..
2019-08-09 09:15:05 +02:00
2019-09-17 10:27:46 -07:00
2019-09-16 09:56:27 -07:00
2019-08-20 22:09:52 +02:00
2019-08-28 21:17:12 -06:00
2019-09-05 19:52:33 -06:00
2019-09-05 11:40:54 +02:00
2019-09-24 15:54:08 -07:00
2019-09-07 04:28:05 -03:00
2019-09-02 11:43:54 +01:00
2019-09-05 12:32:05 +02:00
2019-08-14 15:30:35 +02:00
2019-08-08 09:09:25 +02:00
2019-08-21 00:38:54 +02:00
2019-08-23 16:39:26 +01:00
2019-09-25 17:51:41 -07:00
2019-09-07 21:42:25 +02:00
2019-09-04 13:37:17 +02:00
2019-08-30 07:27:17 -07:00
2019-08-20 17:05:05 +02:00