Files
kernel_arpi/include/uapi/linux
Srinivas Pandruvada e765f37b9b platform/x86: ISST: Add Intel Speed Select PUNIT MSR interface
While using new non arhitectural features using PUNIT Mailbox and MMIO
read/write interface, still there is need to operate using MSRs to
control PUNIT. User space could have used user user-space MSR interface for
this, but when user space MSR access is disabled, then it can't. Here only
limited number of MSRs are allowed using this new interface.

Signed-off-by: Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
2019-07-02 18:41:16 +03:00
..
2019-01-28 08:13:52 +01:00
2019-04-24 09:46:34 -04:00
2019-04-15 18:14:01 -04:00
2019-03-07 18:32:01 -08:00
2019-01-24 11:11:42 -07:00
2019-02-14 11:51:51 -05:00
2018-12-20 19:13:07 +01:00
2019-03-27 13:30:07 -07:00
2018-09-13 10:46:24 +02:00
2018-09-05 22:27:11 -07:00
2018-12-19 09:40:13 +01:00
2018-12-16 12:15:25 -08:00
2018-12-01 12:38:32 +01:00
2019-05-13 18:34:48 -05:00
2019-01-22 10:21:45 +01:00
2019-05-07 14:31:03 +02:00
2019-03-23 21:50:05 -04:00
2019-02-14 11:51:51 -05:00
2018-09-03 13:29:38 +02:00