Files
kernel_arpi/include/uapi/linux
Alex Williamson ea5311c7e7 PCI: Fix PCIe capability sizes
PCI_CAP_EXP_ENDPOINT_SIZEOF_V1 defines the size of the PCIe capability
structure for v1 devices with link, but we also have a need in the vfio
code for sizing the capability for devices without link, such as Root
Complex Integrated Endpoints.  Create a separate define for this ending the
structure before the link fields.

Additionally, this reveals that PCI_CAP_EXP_ENDPOINT_SIZEOF_V2 is currently
incorrect, ending the capability length before the v2 link fields.  Rename
this to specify an RC Integrated Endpoint (no link) capability length and
move PCI_CAP_EXP_ENDPOINT_SIZEOF_V2 to include the link fields as we have
for the v1 version.

Signed-off-by: Alex Williamson <alex.williamson@redhat.com>
[bhelgaas: add "_" in "PCI_CAP_EXP_RC ENDPOINT_SIZEOF_V2 44"]
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
2017-08-24 11:24:59 -05:00
..
2016-10-18 10:05:42 -06:00
2017-07-03 02:22:52 -07:00
2017-06-20 06:54:34 -03:00
2016-10-01 07:32:32 +02:00
2017-03-25 20:11:19 -07:00
2017-04-24 12:35:56 -04:00
2017-01-10 14:05:11 -05:00
2017-06-23 13:42:20 -04:00
2017-02-03 15:16:45 -05:00
2016-11-03 15:41:11 -04:00
2016-11-03 15:41:11 -04:00
2016-06-27 16:31:25 +01:00
2017-06-08 08:40:00 -06:00
2017-07-06 16:24:30 -07:00
2017-01-17 14:38:43 -05:00
2017-05-30 08:20:25 -06:00
2017-02-20 11:13:37 -05:00
2016-05-17 17:14:21 -06:00
2017-08-24 11:24:59 -05:00
2016-09-27 21:52:00 -04:00
2016-09-27 21:52:00 -04:00
2017-07-01 15:26:11 -07:00
2017-01-09 16:07:38 -05:00
2017-03-09 15:42:33 +01:00
2017-01-10 18:31:55 -08:00
2017-06-15 12:12:40 -04:00
2017-06-05 16:58:59 +02:00
2017-03-31 12:55:06 +02:00
2016-12-16 00:13:38 +02:00
2016-12-16 00:13:32 +02:00
2017-04-24 12:35:56 -04:00