Files
kernel_arpi/Documentation
Maxime Ripard fa4d0ca104 clk: sunxi: Add PLL3 clock
The A10 SoCs and relatives have a PLL controller to drive the PLL3 and
PLL7, clocked from a 3MHz oscillator, that drives the display related
clocks (GPU, display engine, TCON, etc.)

Add a driver for it.

Acked-by: Rob Herring <robh@kernel.org>
Acked-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2016-04-22 00:29:23 +02:00
..
2016-02-06 15:33:11 +08:00
2016-04-22 00:29:23 +02:00
2016-01-25 12:01:08 -02:00
2015-10-27 18:55:31 -07:00
2016-02-10 13:14:37 -07:00
2015-10-26 16:00:09 +01:00
2015-11-30 12:14:12 +00:00
2016-03-25 16:37:42 -07:00
2016-03-22 15:36:02 -07:00